View MB95F114MWPMC_4162870.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FUJITSU MICROELECTRONICS DATA SHEET
DS07-12611-4Ea
8-bit Microcontrollers
CMOS
F2MC-8FX MB95110M series
MB95117M/F114MS/F114NS/F114JS/F116MS/F116NS/F116JS/ MB95F118MS/F118NS/F118JS/F114MW/F114NW/F114JW/ MB95F116MW/F116NW/F116JW/F118MW/F118NW/F118JW/FV100D-103
DESCRIPTION
The MB95110M series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions. Note : F2MC is the abbreviation of FUJITSU Flexible Microcontroller.
FEATURES
* F2MC-8FX CPU core Instruction set optimized for controllers * Multiplication and division instructions * 16-bit arithmetic operations * Bit test branch instruction * Bit manipulation instructions etc. * Clock * Main clock * Main PLL clock * Sub clock (for dual clock product) * Sub PLL clock (for dual clock product) (Continued)
Be sure to refer to the "Check Sheet" for the latest cautions on development.
"Check Sheet" is seen at the following support page URL : http://edevice.fujitsu.com/micom/en-support/ "Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.
Copyright(c)2006-2008 FUJITSU MICROELECTRONICS LIMITED All rights reserved 2007.11
MB95110M Series
(Continued) * Timer * 8/16-bit compound timer x 2 channels Can be used to interval timer, PWC timer, PWM timer and input capture. * 8/16-bit PPG x 2 channels * 16-bit PPG x 1 channel * Time-base timer x 1 channel * Watch prescaler (for dual clock product) x 1 channel * LIN-UART x 1 channel * LIN function, clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable * Full duplex double buffer * UART/SIO x 1 channel * Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable * Full duplex double buffer 2C* x 1 channel *I Built-in wake-up function * External interrupt x 8 channels * Interrupt by edge detection (rising, falling, or both edges can be selected) * Can be used to recover from low-power consumption (standby) modes. * 8/10-bit A/D converter x 8 channels 8-bit or 10-bit resolution can be selected * Low-power consumption (standby) mode * Stop mode * Sleep mode * Watch mode (for dual clock product) * Time-base timer mode * I/O port * The number of maximum ports - Single clock product : 39 ports - Dual clock product : 37 ports * Configuration - General-purpose I/O ports (N-ch open drain) : 2 ports - General-purpose I/O ports (CMOS) : Single clock product : 37 ports Dual clock product : 35 ports * Programmable input voltage levels of port Automotive input level / CMOS input level / hysteresis input level * Dual operation Flash memory Erase/Write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time. * Flash memory security function Protects the content of Flash memory (Flash memory device only) * : Purchase of Fujitsu I2C components conveys a license under the Philips I2C Patent Rights to use, these components in an I2C system provided that the system conforms to the I2C Standard Specification as defined by Philips.
2
MB95110M Series
MEMORIY LINEUP
Flash memory MB95F114MS/F114NS/F114JS MB95F114MW/F114NW/F114JW MB95F116MS/F116NS/F116JS MB95F116MW/F116NW/F116JW MB95F118MS/F118NS/F118JS MB95F118MW/F118NW/F118JW 16 Kbytes 32 Kbytes 60 Kbytes RAM 512 Kbytes 1 Kbyte 2 Kbytes
3
MB95110M Series
PRODUCT LINEUP
Part number Parameter
MB95117M MB95F114MS/ MB95F114NS/ MB95F114MW/ MB95F114NW/ MB95F114JS/ MB95F114JW/ MB95F116MS/ MB95F116NS/ MB95F116MW/ MB95F116NW/ MB95F116JS/ MB95F116JW/ MB95F118MS MB95F118NS MB95F118MW/ MB95F118NW MB95F118JS MB95F118JW
Type ROM capacity*1 RAM capacity*1 Reset output Clock system Option*2 Low voltage detection reset Clock supervisor
MASK ROM product 48 Kbytes Yes/No
Selectable single/dual clock*3
Flash memory product 60 Kbytes (Max) 2 Kbytes (Max) Yes Single clock No Yes No : : : : : : No Dual clock Yes Single clock No Dual clock Yes Yes
Yes / No Yes / No
CPU functions
Number of basic instructions Instruction bit length Instruction length Data bit length Minimum instruction execution time Interrupt processing time
136 8 bits 1 to 3 bytes 1, 8, and 16 bits 61.5 ns (at machine clock frequency 16.25 MHz) 0.6 s (at machine clock frequency 16.25 MHz)
General purpose I/O ports Time-base timer (1 channel) Peripheral functions Watchdog timer Wild register
* Single clock product : 39 ports (N-ch open drain : 2 ports, CMOS : 37 ports) * Dual clock product : 37 ports (N-ch open drain : 2 ports, CMOS : 35 ports) Programmable input voltage levels of port : Automotive input level / CMOS input level / hysteresis input level Interrupt cycle : 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz) Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz (for dual clock product) : Min 250 ms Capable of replacing 3 bytes of ROM data Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable (Continued)
I2C (1 channel)
UART/SIO (1 channel)
4
MB95110M Series
(Continued)
Part number Parameter
MB95117M MB95F114MS/ MB95F114NS/ MB95F114MW/ MB95F114NW/ MB95F114JS/ MB95F114JW/ MB95F116MS/ MB95F116NS/ MB95F116MW/ MB95F116NW/ MB95F116JS/ MB95F116JW/ MB95F118MS MB95F118NS MB95F118MW/ MB95F118NW MB95F118JS MB95F118JW
LIN-UART (1 channel) 8/10-bit A/D converter (8 channels) 8/16-bit compound timer (2 channels) 16-bit PPG (1 channel) 8/16-bit PPG (2 channels)
Dedicated reload timer allowing a wide range of communication speeds to be set. Full duplex double buffer. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable. LIN functions available as the LIN master or LIN slave. 8-bit or 10-bit resolution can be selected. Each channel of the timer can be used as "8-bit timer x 2 channels" or "16-bit timer x 1 channel". Built-in timer function, PWC function, PWM function, capture function, and square waveform output Count clock : 7 internal clocks and external clock can be selected PWM mode or one-shot mode can be selected. Counter operating clock : 8 selectable clock sources Support for external trigger start Each channel of the PPG can be used as "8-bit PPG x 2 channels" or "16-bit PPG x 1 channel". Counter operating clock : Eight selectable clock sources
Peripheral functions
Watch counter Count clock : 4 selectable clock sources (125 ms, 250 ms, 500 ms, or 1 s) (for dual clock Counter value can be set from 0 to 63 (Capable of counting for 1minute when product) selecting clock source 1 second and setting counter value to 60). Watch prescaler (for dual clock 4 selectable interval times (125 ms, 250 ms, 500 ms, or 1 s) product) (1 channel) External interrupt (8 channels) Interrupt by edge detection (rising, falling, or both edges can be selected.) Can be used to recover from standby modes. Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Number of write/erase cycles (Minimum) : 10000 times Data retention time: 20 years Erase can be performed on each block Block protection with external programming voltage Dual operation Flash memory Flash Security Feature for protecting the content of the Flash Sleep, stop, watch (for dual clock product) , and time-base timer
Flash memory
Standby mode
*1 : For ROM capacitance and RAM capacitance, refer to " MEMORY LINEUP". *2 : When the MASK ROM is ordered, please select yes/no for the clock mode, low voltage detection, clock supervisor and reset output. *3 : Specify clock mode when ordering MASK ROM. Note : Part number of the evaluation products in MB95110M series is MB95FV100D-103. When using it, the MCU board (MB2146-303A) is required.
5
MB95110M Series
OSCILLATION STABILIZATION WAIT TIME
The initial value of the main clock oscillation stabilization wait time is fixed to the maximum value. The maximum value is shown as follows. Oscillation stabilization wait time (2 -2) /FCH
14
Remarks Approx. 4.10 ms (at main oscillation clock 4 MHz)
PACKAGES AND CORRESPONDING PRODUCTS
Part number MB95117M Parameter FPT-52P-M01 BGA-224P-M08 : Available : Unavailable MB95F114MS/F114NS MB95F114MW/F114NW MB95F114JW MB95F114JS MB95F116MS/F116NS MB95F116MW/F116NW MB95FV100D-103 MB95F116JW MB95F116JS MB95F118MS/F118NS MB95F118MW/F118NW MB95F118JW MB95F118JS
6
MB95110M Series
DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS
* Notes on Using Evaluation Products The Evaluation product has not only the functions of the MB95110M series but also those of other products to support software development for multiple series and models of the F2MC-8FX family. The I/O addresses for peripheral resources not used by the MB95110M series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software. Particularly, do not use word access to odd numbered byte address in the prohibited areas (If these access are used, the address may be read or write unexpectedly) . Also, as the read values of prohibited addresses on the evaluation product are different to the values on the Flash memory and MASK ROM products, do not use these values in the program. The functions corresponding to certain bits in single-byte registers may not be supported on some MASK ROM products and Flash memory products. However, reading or writing to these bits will not cause malfunction of the hardware. Also, as the evaluation, Flash memory products are designed to have identical software operation, no particular precautions are required. * Difference of Memory Spaces If the amount of memory on the Evaluation product is different from that of the Flash memory or MASK ROM product, carefully check the difference in the amount of memory from the model to be actually used when developing software. For details of memory space, refer to " CPU CORE". * Current Consumption * The current consumption of Flash memory product is typically greater than for MASK ROM product. * For details of current consumption, refer to " ELECTRICAL CHARACTERISTICS". * Package For details of information on each package, refer to " PACKAGE AND CORRESPONDING PRODUCTS" and " PACKAGE DIMENSIONS". * Operating Voltage The operating voltage are different among the Evaluation, Flash memory, and MASK ROM products. For details of operating voltage, refer to " ELECTRICAL CHARACTERISTICS" * Difference between RST and MOD Pins A pull-down resistor is provided for the MOD pin of the MASK ROM product.
7
MB95110M Series
PIN ASSIGNMENTS
(TOP VIEW)
P13/TRG0/ADTG
P61/PPG11
P60/PPG10
52
51
50
49
48
47
46
45
44
43
42
41 40
P65/SCK P66/SOT P67/SIN P37/AN07 P36/AN06 P35/AN05 NC P34/AN04 P33/AN03 P32/AN02 P31/AN01 P30/AN00 AVss
P07/INT07
P14/PPG0
P12/UCK0
P63/TO11
P62/TO10
P11/UO0
P64/EC1
P10/UI0
P15
NC
1 2 3 4 5 6 7 8 9 10 11 12 13
39 38 37 36 35 34
P06/INT06 P05/INT05 P04/INT04 P03/INT03 P02/INT02 P01/INT01 NC P00/INT00 RST PG1/X0A* PG2/X1A* C Vcc
LQFP-52
33 32 31 30 29 28 27
14
15
16
17
18
19
20
21
22
23
24
25 26
AVcc
P24/EC0
P23/TO01
P22/TO00
P21/PPG01
P20/PPG00
NC
P51/SDA0
P50/SCL0
MOD
X0
X1
(FPT-52P-M01)
* : Single clock product is general-purpose port, and dual clock product is sub clock oscillation pin.
8
Vss
MB95110M Series
PIN DESCRIPTION
Pin no. 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 24 25 26 27 28 29 30 31 Pin name P65/SCK K P66/SOT P67/SIN P37/AN07 P36/AN06 P35/AN05 P34/AN04 P33/AN03 P32/AN02 P31/AN01 P30/AN00 AVss AVcc P24/EC0 P23/TO01 P22/TO00 P21/PPG01 P20/PPG00 P51/SDA0 I P50/SCL0 MOD X0 X1 Vss Vcc C PG2/X1A H/A PG1/X0A RST B' B A H A/D converter power supply pin (GND) A/D converter power supply pin General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.0 clock input. General-purpose I/O port. The pins are shared with 8/16-bit compound timer ch.0 output. General-purpose I/O port. The pins are shared with 8/16-bit PPG ch.0 output. General-purpose I/O port. The pin is shared with I2C ch.0 data I/O. General-purpose I/O port. The pin is shared with I2C ch.0 clock I/O. Operating mode designation pin Main clock oscillation input pin Main clock oscillation I/O pin Power supply pin (GND) Power supply pin Capacitor connection pin Single clock product is general-purpose port (PG2). Dual clock product is sub clock I/O oscillation pin (32 kHz). Single clock product is general-purpose port (PG1). Dual clock product is sub clock input oscillation pin (32 kHz). Reset pin (Continued) J General-purpose I/O port. The pins are shared with A/D converter analog input. L I/O Circuit type* Function General-purpose I/O port. The pin is shared with LIN-UART clock I/O. General-purpose I/O port. The pin is shared with LIN-UART data output. General-purpose I/O port. The pin is shared with LIN-UART data input.
9
MB95110M Series
(Continued) Pin no. 32 34 35 36 37 38 39 40 41 42 43 Pin name P00/INT00 P01/INT01 P02/INT02 P03/INT03 P04/INT04 P05/INT05 P06/INT06 P07/INT07 P10/UI0 P11/UO0 P12/UCK0 P13/TRG0/ ADTG P14/PPG0 P15 P60/PPG10 P61/PPG11 P62/TO10 P63/TO11 P64/EC1 NC K H G General-purpose I/O port. The pin is shared with UART/SIO ch.0 data input. General-purpose I/O port. The pin is shared with UART/SIO ch.0 data output. General-purpose I/O port. The pin is shared with UART/SIO ch.0 clock I/O. General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 trigger input (TRG0) and A/D trigger input (ADTG). General-purpose I/O port. The pin is shared with 16-bit PPG ch.0 output. General-purpose I/O port. General-purpose I/O port. The pins are shared with 8/16-bit PPG ch.1 output. General-purpose I/O port. The pins are shared with 8/16-bit compound timer ch.1 output. General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch.1 clock input. Internally connected pins. Be sure to leave them open. C General-purpose I/O port. The pins are shared with external interrupt input. Large current port. I/O Circuit type* Function
44
45 47 48 49 50 51 52 7, 20, 33, 46
*: For the I/O circuit type, refer to " I/O CIRCUIT TYPE"
10
MB95110M Series
I/O CIRCUIT TYPE
Type A Circuit Remarks * Oscillation circuit * High-speed side Feedback resistance : approx. 1 M * Low-speed side Feedback resistance : approx. 24 M (Evaluation product : approx. 10 M) Dumping resistance : approx. 144 M) (Evaluation product : without dumping resistance) Only for input Hysteresis input With pull-down resistor only for MASK ROM product
X1 (X1A) X0 (X0A) N-ch
Clock input
Standby control B Mode input
R
B' Reset input
N-ch
* Reset output * Hysteresis input
Reset output
C
P-ch
Digital output Digital output
* CMOS output * Hysteresis input * Automotive input
N-ch
Hysteresis input Standby control
External interrupt enable
Automotive input
G
R P-ch P-ch
Pull-up control Digital output Digital output CMOS input Hysteresis input Automotive input
* * * * *
CMOS output CMOS input Hysteresis input With pull-up control Automotive input
N-ch
Standby control
(Continued)
11
MB95110M Series
Type H
R P-ch
Circuit * * * *
Remarks CMOS output Hysteresis input With pull-up control Automotive input
Pull-up control
P-ch
Digital output Digital output
N-ch
Hysteresis input Standby control I
N-ch
Automotive input * * * * N-ch open drain output CMOS input Hysteresis input Automotive input
Digital output CMOS input Hysteresis input
Standby control J
R P-ch P-ch
Automotive input * * * * * CMOS output Hysteresis input Analog input With pull-up control Automotive input
Pull-up control Digital output Digital output Analog input Hysteresis input
N-ch
A/D control Standby control K
P-ch
Automotive input * CMOS output * Hysteresis input * Automotive input
Digital output Digital output Hysteresis input
N-ch
Standby control
Automotive input (Continued)
12
MB95110M Series
(Continued) Type L
Circuit
P-ch
Remarks Digital output Digital output CMOS input Hysteresis input Automotive input * * * * CMOS output CMOS input Hysteresis input Automotive input
N-ch
Standby control
13
MB95110M Series
HANDLING DEVICES
* Preventing Latch-up Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used. Latch-up may occur on CMOS ICs if voltage higher than VCC or lower than VSS is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between VCC pin and VSS pin. When latch-up occurs, power supply current increases rapidly and might thermally damage elements. Also, take care to prevent the analog power supply voltage (AVCC) and analog input voltage from exceeding the digital power supply voltage (VCC) when the analog system power supply is turned on or off. * Stable Supply Voltage Supply voltage should be stabilized. A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage. For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50/60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched. * Precautions for Use of External Clock Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode. PIN CONNECTION * Treatment of Unused Pin Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 k. Any unused input/ output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it open. * Treatment of Power Supply Pins on A/D Converter Connect to be AVCC = VCC and AVSS = VSS even if the A/D converter is not in use. Noise riding on the AVCC pin may cause accuracy degradation. So, connect approx. 0.1 F ceramic capacitor as a bypass capacitor between AVCC and AVSS pins in the vicinity of this device. * Power Supply Pins In products with multiple VCC or VSS pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with the VCC and VSS pins of this device at the low impedance. It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 F between VCC and VSS pins near this device.
14
MB95110M Series
* Mode Pin (MOD) Connect the MOD pin directly to VCC or VSS pins. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the MOD pin to VCC or VSS pins and to provide a low-impedance connection. Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of VCC pin must have a capacitance value higher than CS. For connection of smoothing capacitor CS, refer to the diagram below. * C pin connection diagram
C
CS
* NC Pins Any pins marked "NC" (not connected) must be left open. * Analog Power Supply Always set the same potential to AVCC and VCC. When VCC > AVCC, the current may flow through the AN00 to AN07 pins.
15
MB95110M Series
PROGRAMMING FLASH MEMORY MICROCONTROLLERS USING PARALLEL PROGRAMMER
* Supported Parallel Programmers and Adapters The following table lists supported parallel programmers and adapters. Package Applicable adapter model FPT-52P-M01 TEF110-95118PMC Parallel programmers
AF9708 (Ver 02.35G or more) AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more)
Note : For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: +81-53-428-8380 * Sector Configuration The individual sectors of Flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows: * MB95F118MS/F118NS/F118MW/F118NW/F118JS/F118JW (60 Kbytes) Flash memory SA1 (4 Kbytes) SA2 (4Kbytes) 2FFFH 3000H SA3 (4 Kbytes) 3FFFH 4000H SA4 (16 Kbytes) 7FFFH 8000H SA5 (16 Kbytes) SA6 (4 Kbytes) CFFFH D000H SA7 (4 Kbytes) DFFFH E000H SA8 (4 Kbytes) EFFFH F000H SA9 (4 Kbytes) FFFFH 7FFFFH * : Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory. These programmer addresses are used for the parallel programmer to program or erase data in Flash memory. * Programming Method 1) Set the type code of the parallel programmer to "17222". 2) Load program data to programmer addresses 71000H to 7FFFFH. 16 7EFFFH 7F000H 7DFFFH 7E000H 7CFFFH 7D000H
Upper bank Lower bank
CPU address 1000H 1FFFH 2000H
Programmer address* 71000H 71FFFH 72000H 72FFFH 73000H 73FFFH 74000H 77FFFH 78000H 7BFFFH 7C000H
BFFFH C000H
MB95110M Series
3) Programmed by parallel programmer * MB95F116MS/F116NS/F116JS/F116MW/F116NW/F116JW (32 Kbytes) Flash memory SA5 (16 Kbytes) BFFFH C000H SA6 (4 Kbytes) CFFFH D000H SA7 (4 Kbytes) DFFFH E000H SA8 (4 Kbytes) EFFFH F000H SA9 (4 Kbytes) FFFFH 7FFFFH * : Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory. These programmer addresses are used for the parallel programmer to program or erase data in Flash memory. * Programming Method 1) Set the type code of the parallel programmer to "17222". 2) Load program data to programmer addresses 78000H to 7FFFFH. 3) Programmed by parallel programmer * MB95F114MS/F114NS/F114JS/F114MW/F114NW/F114JW (16 Kbytes) Flash memory SA6 (4 Kbytes) CFFFH D000H SA7 (4 Kbytes) DFFFH E000H SA8 (4 Kbytes) EFFFH F000H SA9 (4 Kbytes) FFFFH 7FFFFH * : Programmer addresses are corresponding to CPU addresses, used when the parallel programmer programs data into Flash memory. These programmer addresses are used for the parallel programmer to program or erase data in Flash memory. * Programming Method 1) Set the type code of the parallel programmer to "17222". 2) Load program data to programmer addresses 7C000H to 7FFFFH. 3) Programmed by parallel programmer 17 7EFFFH 7F000H 7DFFFH 7E000H 7CFFFH 7D000H CPU address C000H Programmer address* 7C000H 7EFFFH 7F000H 7DFFFH 7E000H 7CFFFH 7D000H 7BFFFH 7C000H CPU address 8000H Programmer address* 78000H
MB95110M Series
BLOCK DIAGRAM
F MC-8FX CPU RST X0,X1 PG2/X1A* PG1/X0A* Reset control Clock control Watch prescaler Watch counter P00/INT00 to P07/INT07 P10/UI0 P11/UO0 P12/UCK0 P13/TRG0/ADTG P14/PPG0 P15 P20/PPG00 P21/PPG01 P22/TO00 P23/TO01 P24/EC0 P30/AN00 to P37/AN07 AVCC AVSS P50/SCL0 P51/SDA0 8/16-bit PPG ch.0 16-bit PPG UART/SIO Internal bus 8/16-bit compound timer ch.1 External interrupt 8/16-bit PPG ch.1 P60/PPG10 P61/PPG11 P62/TO10 P63/TO11 P64/EC1 P65/SCK LIN-UART P66/SOT P67/SIN ROM RAM Interrupt control Wild register
2
8/16-bit compound timer ch.0
8/10-bit A/D converter
I2 C Port Port
Other pins
MOD, VCC, VSS, C, NC
* : Single clock product is a general-purpose port, and dual clock product is a sub clock oscillation pin.
18
MB95110M Series
CPU CORE
1. Memory space
Memory space of the MB95110M series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95110M series is shown below.
* Memory Map
MB95117M 0000H I/O 0080H 0100H 0200H 0880H 0F80H 1000H Access prohibited 4000H MASK ROM 48 Kbytes FFFFH RAM 2 Kbytes
Register
MB95F114MS/F114NS/F114JS MB95F114MW/F114NW/F114JW MB95F116MS/F116NS/F116JS MB95F116MW/F116NW/F116JW MB95F118MS/F118NS/F118JS MB95F118MW/F118NW/F118JW 0000H I/O 0080H RAM 0000H
MB95FV100D-103 I/O 0080H RAM 3.75 Kbytes 0100H Register 0200H
0100H Register 0200H Address #1 0F80H Address #2
Access prohibited Expanded I/O
Access prohibited Expanded I/O 0F80H 1000H Expanded I/O
Flash memory
Flash memory 60 Kbytes
FFFFH
FFFFH
19
MB95110M Series
Flash memory MB95F114MS/F114NS/F114JS MB95F114MW/F114NW/F114JW MB95F116MS/F116NS/F116JS MB95F116MW/F116NW/F116JW MB95F118MS/F118NS/F118JS MB95F118MW/F118NW/F118JW 16 Kbytes 32 Kbytes 60 Kbytes
RAM 512 bytes 1 Kbyte 2 Kbytes
Address #1 0280H 0480H 0880H
Address #2 C000H 8000H 1000H
20
MB95110M Series
2. Register
The MB95110M series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows: Program counter (PC) : A 16-bit register to indicate locations where instructions are stored. Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of an 8-bit data processing instruction, the lower 1 byte is used. Temporary accumulator (T) : A 16-bit register which performs arithmetic operations with the accumulator. In the case of an 8-bit data processing instruction, the lower 1 byte is used. Index register (IX) : A 16-bit register for index modification. Extra pointer (EP) : A 16-bit pointer to point to a memory address. Stack pointer (SP) : A 16-bit register to indicate a stack area. Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and a condition code register.
16-bit
PC AH TH IX EP SP PS AL TL
Initial Value : Program counter : Accumulator : Temporary accumulator : Index register : Extra pointer : Stack pointer : Program status FFFDH 0000H 0000H 0000H 0000H 0000H 0030H
The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR) . (Refer to the diagram below.) * Structure of the program status
bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 PS R4 R3 R2 R1 R0 DP2 DP1 bit 8 DP0 bit 7 H bit 6 I bit 5 IL1 bit 4 IL0 bit 3 N bit 2 Z bit 1 V bit 0 C
RP
DP
CCR
21
MB95110M Series
The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below: * Rule for Conversion of Actual Addresses in the General-purpose Register Area RP upper
"0" "0" "0" "0" "0" "0" "0" "1" A8 R4 A7 R3 A6 R2 A5 R1 A4 R0 A3
OP code lower
b2 A2 b1 A1 b0 A0
Generated address A15 A14 A13 A12 A11 A10 A9
The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080H to 00FFH. Direct bank pointer (DP2 to DP0) Specified address area Mapping area XXXB (no effect to mapping) 000B (initial value) 001B 010B 011B 100B 101B 110B 111B 0080H to 00FFH 0000H to 007FH 0000H to 007FH (without mapping) 0080H to 00FFH (without mapping) 0100H to 017FH 0180H to 01FFH 0200H to 027FH 0280H to 02FFH 0300H to 037FH 0380H to 03FFH 0400H to 047FH
The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt. H flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions. I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0". The flag is set to "0" when reset. IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level is higher than the value indicated by these bits. IL1 0 0 1 1 N flag Z flag V flag C flag IL0 0 1 0 1 Interrupt level 0 1 2 3 Low ( no interruption) Priority High
: Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is set to "0". : Set to "1" when an arithmetic operation results in "0". Cleared to "0" otherwise. : Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" otherwise. : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.
22
MB95110M Series
The following general-purpose registers are provided: General-purpose registers: 8-bit data storage registers The general-purpose registers are 8 bits and located in the register banks on the memory. 1-bank contains 8-register. Up to a total of 32 banks can be used on the MB95110M series. The bank currently in use is specified by the register bank pointer (RP), and the lower 3 bits of OP code indicates the general-purpose register 0 (R0) to general-purpose register 7 (R7). * Register Bank Configuration
8-bit 1F8H This address = 0100H + 8 x (RP) Address 100H R0 R1 R2 R3 R4 R5 107H R6 R7 Bank 0 R0 R0 R1 R2 R3 R4 R5 R6 R7 R1 R2 R3 R4 R5 R6 1FFH R7 Bank 31
32 banks 32 banks (RAM area) The number of banks is limited by the usable RAM capacitance.
Memory area
23
MB95110M Series
I/O MAP
Address 0000H 0001H 0002H 0003H 0004H 0005H 0006H 0007H 0008H 0009H 000AH 000BH 000CH 000DH 000EH 000FH 0010H 0011H 0012H, 0013H 0014H 0015H 0016H 0017H 0018H to 0029H 002AH 002BH 002CH 002DH 002EH 002FH 0030H to 0034H Register abbreviation PDR0 DDR0 PDR1 DDR1 WATR PLLC SYCC STBC RSRR TBTC WPCR WDTC PDR2 DDR2 PDR3 DDR3 PDR5 DDR5 PDR6 DDR6 PDRG DDRG PUL1 PUL2 PUL3 Register name Port 0 data register Port 0 direction register Port 1 data register Port 1 direction register (Disabled) Oscillation stabilization wait time setting register PLL control register System clock control register Standby control register Reset source register Time-base timer control register Watch prescaler control register Watchdog timer control register (Disabled) Port 2 data register Port 2 direction register Port 3 data register Port 3 direction register (Disabled) Port 5 data register Port 5 direction register Port 6 data register Port 6 direction register (Disabled) Port G data register Port G direction register (Disabled) Port 1 pull-up register Port 2 pull-up register Port 3 pull-up register (Disabled) R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial value 00000000B 00000000B 00000000B 00000000B 11111111B 00000000B 1010X011B 00000000B XXXXXXXXB 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B (Continued) 24
MB95110M Series
Address 0035H 0036H 0037H 0038H 0039H 003AH 003BH 003CH 003DH 003EH to 0041H 0042H 0043H 0044H to 0047H 0048H 0049H 004AH 004BH 004CH to 004FH 0050H 0051H 0052H 0053H 0054H 0055H 0056H 0057H 0058H 0059H 005AH 005BH to 005FH
Register abbreviation PULG T01CR1 T00CR1 T11CR1 T10CR1 PC01 PC00 PC11 PC10 PCNTH0 PCNTL0 EIC00 EIC10 EIC20 EIC30 SCR SMR SSR RDR/TDR ESCR ECCR SMC10 SMC20 SSR0 TDR0 RDR0
Register name Port G pull-up register 8/16-bit compound timer 01 control status register 1 ch.0 8/16-bit compound timer 00 control status register 1 ch.0 8/16-bit compound timer 11 control status register 1 ch.1 8/16-bit compound timer 10 control status register 1 ch.1 8/16-bit PPG1 control register ch.0 8/16-bit PPG0 control register ch.0 8/16-bit PPG1 control register ch.1 8/16-bit PPG0 control register ch.1 (Disabled) 16-bit PPG status control register (Upper byte) ch.0 16-bit PPG status control register (Lower byte) ch.0 (Disabled) External interrupt circuit control register ch.0/ch.1 External interrupt circuit control register ch.2/ch.3 External interrupt circuit control register ch.4/ch.5 External interrupt circuit control register ch.6/ch.7 (Disabled) LIN-UART serial control register LIN-UART serial mode register LIN-UART serial status register LIN-UART reception/transmission data register LIN-UART extended status control register LIN-UART extended communication control register UART/SIO serial mode control register 1 ch.0 UART/SIO serial mode control register 2 ch.0 UART/SIO serial status register ch.0 UART/SIO serial output data register ch.0 UART/SIO serial input data register ch.0 (Disabled)
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R
Initial value 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00001000B 00000000B 00000100B 000000XXB 00000000B 00100000B 00000001B 00000000B 00000000B (Continued) 25
MB95110M Series
Address 0060H 0061H 0062H 0063H 0064H 0065H 0066H to 006BH 006CH 006DH 006EH 006FH 0070H 0071H 0072H 0073H 0074H 0075H 0076H 0077H 0078H 0079H 007AH 007BH 007CH 007DH 007EH 007FH 0F80H 0F81H 0F82H 0F83H 0F84H 0F85H
Register abbreviation IBCR00 IBCR10 IBSR0 IDDR0 IAAR0 ICCR0 ADC1 ADC2 ADDH ADDL WCSR FSR SWRE0 SWRE1 WREN WROR ILR0 ILR1 ILR2 ILR3 ILR4 ILR5 WRARH0 WRARL0 WRDR0 WRARH1 WRARL1 WRDR1
2 2 2
Register name I2C bus control register 0 ch.0 I C bus control register 1 ch.0 I2C bus status register ch.0 I2C data register ch.0 I C address register ch.0 I C clock control register ch.0 (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter control register 2 8/10-bit A/D converter data register (Upper byte) 8/10-bit A/D converter data register (Lower byte) Watch counter status register (Disabled) Flash memory status register Flash memory sector writing control register 0 Flash memory sector writing control register 1 (Disabled) Wild register address compare enable register Wild register data test setting register (Mirror of register bank pointer (RP) and direct bank pointer (DP) ) Interrupt level setting register 0 Interrupt level setting register 1 Interrupt level setting register 2 Interrupt level setting register 3 Interrupt level setting register 4 Interrupt level setting register 5 (Disabled) Wild register address setting register (Upper byte) ch.0 Wild register address setting register (Lower byte) ch.0 Wild register data setting register ch.0 Wild register address setting register (Upper byte) ch.1 Wild register address setting register (Lower byte) ch.1 Wild register data setting register ch.1
R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Initial value 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 000X0000B 00000000B 00000000B 00000000B 00000000B 11111111B 11111111B 11111111B 11111111B 11111111B 11111111B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B (Continued)
26
MB95110M Series
Address 0F86H 0F87H 0F88H 0F89H to 0F91H 0F92H 0F93H 0F94H 0F95H 0F96H 0F97H 0F98H 0F99H 0F9AH 0F9BH 0F9CH 0F9DH 0F9EH 0F9FH 0FA0H 0FA1H 0FA2H 0FA3H 0FA4H 0FA5H 0FA6H to 0FA9H 0FAAH 0FABH 0FACH 0FADH 0FAEH 0FAFH
Register abbreviation WRARH2 WRARL2 WRDR2 T01CR0 T00CR0 T01DR T00DR TMCR0 T11CR0 T10CR0 T11DR T10DR TMCR1 PPS01 PPS00 PDS01 PDS00 PPS11 PPS10 PDS11 PDS10 PPGS REVC PDCRH0 PDCRL0 PCSRH0 PCSRL0 PDUTH0 PDUTL0
Register name Wild register address setting register (Upper byte) ch.2 Wild register address setting register (Lower byte) ch.2 Wild register data setting register ch.2 (Disabled) 8/16-bit compound timer 01 control status register 0 ch.0 8/16-bit compound timer 00 control status register 0 ch.0 8/16-bit compound timer 01 data register ch.0 8/16-bit compound timer 00 data register ch.0 8/16-bit compound timer 00/01 timer mode control register ch.0 8/16-bit compound timer 11 control status register 0 ch.1 8/16-bit compound timer 10 control status register 0 ch.1 8/16-bit compound timer 11 data register ch.1 8/16-bit compound timer 10 data register ch.1 8/16-bit compound timer 10/11 timer mode control register ch.1 8/16-bit PPG1 cycle setting buffer register ch.0 8/16-bit PPG0 cycle setting buffer register ch.0 8/16-bit PPG1 duty setting buffer register ch.0 8/16-bit PPG0 duty setting buffer register ch.0 8/16-bit PPG1 cycle setting buffer register ch.1 8/16-bit PPG0 cycle setting buffer register ch.1 8/16-bit PPG1 duty setting buffer register ch.1 8/16-bit PPG0 duty setting buffer register ch.1 8/16-bit PPG starting register 8/16-bit PPG output inversion register (Disabled) 16-bit PPG down counter register (Upper byte) ch.0 16-bit PPG down counter register (Lower byte) ch.0 16-bit PPG cycle setting buffer register (Upper byte) ch.0 16-bit PPG cycle setting buffer register (Lower byte) ch.0 16-bit PPG duty setting buffer register (Upper byte) ch.0 16-bit PPG duty setting buffer register (Lower byte) ch.0
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R R/W R/W R/W R/W
Initial value 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 00000000B 11111111B 11111111B 11111111B 11111111B 11111111B 11111111B 11111111B 11111111B 00000000B 00000000B 00000000B 00000000B 11111111B 11111111B 11111111B 11111111B (Continued) 27
MB95110M Series
(Continued) Address 0FB0H to 0FBBH 0FBCH 0FBDH 0FBEH 0FBFH 0FC0H to 0FC2H 0FC3H 0FC4H to 0FE2H 0FE3H 0FE4H to 0FE6H 0FE7H 0FE8H, 0FE9H 0FEAH 0FEBH to 0FEDH 0FEEH 0FEFH 0FF0H to 0FFFH Register abbreviation BGR1 BGR0 PSSR0 BRSR0 AIDRL WCDR ILSR2 CSVCR ILSR WICR Register name (Disabled) LIN-UART baud rate generator register 1 LIN-UART baud rate generator register 0 UART/SIO dedicated baud rate generator prescaler selection register ch.0 UART/SIO dedicated baud rate generator baud rate setting register ch.0 (Disabled) A/D input disable register (Lower byte) (Disabled) Watch counter data register (Disabled) Input level select register 2 (Disabled) Clock supervisor control register (Disabled) Input level select register Interrupt pin control register (Disabled) R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Initial value 00000000B 00000000B 00000000B 00000000B 00000000B 00111111B 00000000B 00011100B 00000000B 01000000B
* R/W access symbols R/W : Readable/Writable R : Read only W : Write only * Initial value symbols 0 : The initial value of this bit is "0". 1 : The initial value of this bit is "1". X : The initial value of this bit is undefined. Note : Do not write to the " (Disabled) ". Reading the " (Disabled) " returns an undefined value. 28
MB95110M Series
INTERRUPT SOURCE TABLE
Interrupt source External interrupt ch.0 External interrupt ch.4 External interrupt ch.1 External interrupt ch.5 External interrupt ch.2 External interrupt ch.6 External interrupt ch.3 External interrupt ch.7 UART/SIO ch.0 8/16-bit compound timer ch.0 (Lower) 8/16-bit compound timer ch.0 (Upper) LIN-UART (reception) LIN-UART (transmission) 8/16-bit PPG ch.1 (Lower) 8/16-bit PPG ch.1 (Upper) (Unused) 8/16-bit PPG ch.0 (Upper) 8/16-bit PPG ch.0 (Lower) 8/16-bit compound timer ch.1 (Upper) 16-bit PPG ch.0 I2C ch.0 (Unused) 8/10-bit A/D converter Time-base timer Watch timer/Watch counter (Unused) 8/16-bit compound timer ch.1 (Lower) Flash memory Interrupt request number IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 IRQ8 IRQ9 IRQ10 IRQ11 IRQ12 IRQ13 IRQ14 IRQ15 IRQ16 IRQ17 IRQ18 IRQ19 IRQ20 IRQ21 IRQ22 IRQ23 Vector table address Upper FFFAH FFF8H FFF6H FFF4H FFF2H FFF0H FFEEH FFECH FFEAH FFE8H FFE6H FFE4H FFE2H FFE0H FFDEH FFDCH FFDAH FFD8H FFD6H FFD4H FFD2H FFD0H FFCEH FFCCH Lower FFFBH FFF9H FFF7H FFF5H FFF3H FFF1H FFEFH FFEDH FFEBH FFE9H FFE7H FFE5H FFE3H FFE1H FFDFH FFDDH FFDBH FFD9H FFD7H FFD5H FFD3H FFD1H FFCFH FFCDH Same level Bit name of priority order interrupt level (at simultaneous setting register occurrence) L00 [1 : 0] L01 [1 : 0] L02 [1 : 0] L03 [1 : 0] L04 [1 : 0] L05 [1 : 0] L06 [1 : 0] L07 [1 : 0] L08 [1 : 0] L09 [1 : 0] L10 [1 : 0] L11 [1 : 0] L12 [1 : 0] L13 [1 : 0] L14 [1 : 0] L15 [1 : 0] L16 [1 : 0] L17 [1 : 0] L18 [1 : 0] L19 [1 : 0] L20 [1 : 0] L21 [1 : 0] L22 [1 : 0] L23 [1 : 0] Low High
29
MB95110M Series
ELECTRICAL CHARACTERISTICS
1. Absolute Maximum Ratings
Parameter Power supply voltage*1 Input voltage*1 Output voltage*
1
Symbol Vcc AVcc VI VO ICLAMP |ICLAMP| IOL1 IOL2
Rating Min Vss - 0.3 Vss - 0.3 Vss - 0.3 - 2.0 Max Vss + 6.0 Vss + 6.0 Vss + 6.0 + 2.0 20 15 15
Unit V V V mA mA mA *2 *3 *3
Remarks
Maximum clamp current Total maximum clamp current "L" level maximum output current
Applicable to pins*4 Applicable to pins*4 Other than P00 to P07 P00 to P07 Other than P00 to P07 Average output current = operating current x operating ratio (1 pin) P00 to P07 Average output current = operating current x operating ratio (1 pin)
IOLAV1 "L" level average current IOLAV2
4 mA 12
"L" level total maximum output current "L" level total average output current "H" level maximum output current
IOL IOLAV IOH1 IOH2

100
mA Total average output current = operating current x operating ratio (Total of pins) Other than P00 to P07 P00 to P07 Other than P00 to P07 Average output current = operating current x operating ratio (1 pin) P00 to P07 Average output current = operating current x operating ratio (1 pin)
50 - 15 - 15 -4
mA
mA
IOHAV1 "H" level average current IOHAV2
mA -8
"H" level total maximum output current "H" level total average output current
IOH IOHAV

- 100 - 50
mA Total average output current = operating current x operating ratio (Total of pins) (Continued)
mA
30
MB95110M Series
(Continued) Parameter Power consumption Operating temperature Storage temperature Symbol Pd TA Tstg Rating Min - 40 - 55 Max 320 + 85 + 150 Unit mW C C Remarks
*1 : The parameter is based on AVSS = VSS = 0.0 V. *2 : Apply equal potential to AVcc and Vcc. *3 : VI and Vo should not exceed VCC + 0.3 V. VI must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. *4 : Applicable to pins : P00 to P07, P10 to P15, P20 to P24, P30 to P37, P60 to P67 * Use within recommended operating conditions. * Use at DC voltage (current). * +B signal is an input signal that exceeds VCC voltage. The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller. * The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods. * Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this affects other devices. * Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result. * Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset. * Care must be taken not to leave the + B input pin open. * Sample recommended circuits : * Input/Output Equivalent circuits Protective diode Limiting resistance
Vcc P-ch N-ch R
+ B input (0 V to 16 V)
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
31
MB95110M Series
2. Recommended Operating Conditions
(AVss = Vss = 0.0 V) Parameter Symbol Conditions Value Min 2.42*1 2.3 2.7 2.3 Smoothing capacitor Operating temperature CS TA 0.1 - 40 +5 5.5 1.0 + 85 + 35 V F C C Max 5.5 5.5 5.5 Unit V V V In normal operation Hold condition in Stop mode In normal operation Hold condition in Stop mode *2 Other than MB95FV100D-103 MB95FV100D-103 Remarks
Other than MB95FV100D-103
Power supply voltage
VCC, AVCC
MB95FV100D-103
*1 : The value is 2.88 V when the low voltage detection reset is used. The device operates normally during the time between 2.88 V and low voltage detection, and between release voltage and 2.88 V. *2 : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. A bypass capacitor of VCC pin must have a capacitance value higher than CS. For connection of smoothing capacitor CS, refer to the diagram below. * C pin connection diagram
C
CS
WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.
32
MB95110M Series
3. DC Characteristics
(Vcc = AVcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter
Symbol Pin name
Conditions *1 *1
Min 0.7 Vcc 0.7 Vcc
Value Typ
Max
Unit V V
Remarks At selecting of CMOS input level At selecting of CMOS input level
VIH1 VIH2
P10, P67 P50, P51 P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2 P00 to P07, P10 to P15, P20 to P24, P30 to P37, P60 to P67, PG1*2, PG2*2 P50, P51 RST, MOD
Vcc + 0.3 Vss + 5.5
VIHA
0.8 Vcc
Vcc + 0.3
V
Pin input at selecting of Automotive input level
"H" level input voltage
VIHS1
*1
0.8 Vcc
Vcc + 0.3
V
Hysteresis input
VIHS2 VIHM
*1
0.8 Vcc 0.7 Vcc 0.8 Vcc
Vss + 5.5 Vcc + 0.3 Vcc + 0.3 0.3 Vcc
V V V V
VIL
VILA
"L" level input voltage VILS
P10, P50, P51, P67 P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2 P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG1*2, PG2*2 RST, MOD
*1
Vss - 0.3
Hysteresis input CMOS input (Flash memory product) Hysteresis input (MASK ROM product) At selecting of CMOS input level
Vss - 0.3
0.5 Vcc
V
Pin input at selecting of Automotive input level
*1
Vss - 0.3
0.2 Vcc
V
Hysteresis input
VILM
Vss - 0.3 Vss - 0.3
0.3 Vcc 0.2 Vcc
V V
CMOS input (Flash memory product) Hysteresis input (MASK ROM product) (Continued) 33
MB95110M Series
(Vcc = AVcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter Open-drain output application voltage "H" level output voltage "L" level output voltage Input leakage current (Hi-Z output leakage current) Open-drain output leakage current
Symbol
Pin name
Conditions
Value Min Vss - 0.3 Typ Max Vss + 5.5
Unit
Remarks
VD
P50, P51
V
VOH1 VOH2 VOL1 VOL2
Output pin other than P00 to P07 P00 to P07 Output pin other than P00 to P07 P00 to P07
IOH = - 4.0 mA IOH = - 8.0 mA IOL = 4.0 mA IOL = 12 mA
VCC - 0.5 VCC - 0.5

0.4 0.4
V V V V
ILI
Port other than P50, P51
0.0 V < VI < Vcc
-5
+5
When the pullA up prohibition setting
ILIOD
P50, P51
0.0 V < VI < Vss + 5.5 V
5
A
Pull-up resistor
RPULL
P10 to P15, P20 to P24, P30 to P37, VI = 0.0 V PG1*2, PG2*2 MOD VI = Vcc
25
50
100
When the pullk up permission setting MASK ROM product
Pull-down resistor Input capacitance
RMOD
25
50
100
k
CIN
Other than AVcc, AVss, f = 1 MHz Vcc, Vss
5
15
pF Flash memory product (at other mA than Flash memory writing and erasing) Flash memory product (at Flash mA memory writing and erasing) mA MASK ROM product (Continued)
Power supply current*3 Vcc (External clock operation) VCC = 5.5 V FCH = 20 MHz FMP = 10 MHz Main clock mode (divided by 2)
9.5
12.5
ICC
30
35
7.2
9.5
34
MB95110M Series
(Vcc = AVcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter Symbol Pin name Conditions Value Min Typ Max Unit Remarks
ICC
VCC = 5.5 V FCH = 32 MHz FMP = 16 MHz Main clock mode (divided by 2)
15.2
20.0
Flash memory product (at other than Flash mA memory writing and erasing) Flash memory product mA (at Flash memory writing and erasing) mA MASK ROM product

35.7 11.6
42.5 15.2
ICCS
VCC = 5.5 V FCH = 20 MHz FMP = 10 MHz Main sleep mode (divided by 2) VCC = 5.5 V FCH = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2) VCC = 5.5 V FCL = 32 kHz FMPL = 16 kHz VCC Sub clock mode (External (divided by 2) , clock operation) TA = + 25 C VCC = 5.5 V FCL = 32 kHz FMPL = 16 kHz Sub sleep mode (divided by 2) , TA = + 25 C VCC = 5.5 V FCL = 32 kHz Watch mode Main stop mode TA = + 25 C VCC = 5.5 V FCH = 4 MHz FMP = 10 MHz Main PLL mode (multiplied by 2.5) VCC = 5.5 V FCH = 6.4 MHz FMP = 16 MHz Main PLL mode (multiplied by 2.5)
4.5
7.5
mA
7.2
12.0
mA
Power supply current*3
ICCL
45
100
A
ICCLS
10
81
A
ICCT
4.6
27
A

9.3 7.0 14.9 11.2
12.5 9.5 20.0 15.2
mA mA mA mA
Flash memory product MASK ROM product Flash memory product MASK ROM product (Continued) 35
ICCMPLL
MB95110M Series
(Continued) Parameter Symbol Pin name (Vcc = AVcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Value Conditions Unit Remarks Min Typ Max VCC = 5.5 V FCL = 32 kHz FMPL = 128 kHz Sub PLL mode (multiplied by 4) TA = + 25 C VCC = 5.5 V FCH = 10 MHz Time-base timer mode TA = + 25 C VCC = 5.5 V Sub stop mode TA = + 25 C Current consumption for low voltage detection circuit only At oscillating 100 kHz current consumption of built-in CR oscillator VCC = 5.5 V FCH = 16 MHz At operating of A/D conversion AVcc IAH VCC = 5.5 V FCH = 16 MHz At stopping A/D conversion TA = + 25 C
ICCSPLL
160
400
A
VCC
(External clock
ICTS
operation)
0.15
1.10
mA
ICCH Power supply current*3
5
20
A
Main stop mode for single clock product
ILVD VCC ICSV
38
50
A
20
36
A
IA
2.4
4.7
mA
1
5
A
*1 : P10, P50, P51, and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR). *2 : Single clock products only *3 : * The power-supply current is determined by the external clock. When both low voltage detection option and clock supervisor are selected, the power-supply current will be a value of adding current consumption of the low voltage detection circuit (ILVD) and current consumption of built-in CR oscillator (ICSV) to the specified value. * Refer to "4. AC Characteristics (1) Clock Timing" for FCH and FCL. * Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.
36
MB95110M Series
4. AC Characteristics
(1) Clock Timing (Vcc = 2.42 V to 5.5 V, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter SymCondiPin name bol tions Value Min 1.00 1.00 FCH Clock frequency X0, X1 3.00 3.00 3.00 3.00 FCL X0A, X1A tHCYL Clock cycle time tLCYL tWH1 tWL1 tWH2 tWL2 tCR tCF X0A, X1A X0 X0A X0, X0A X0, X1 61.5 30.8 61.5 32.768 30.5 15.2 1000 1000 5 kHz ns ns s ns s ns Typ 32.768 Max 16.25 32.50 10.00 8.13 6.50 4.06 Unit MHz Remarks When using main oscillation circuit
MHz When using external clock MHz Main PLL multiplied by 1 MHz Main PLL multiplied by 2 MHz Main PLL multiplied by 2.5 MHz Main PLL multiplied by 4 kHz When using sub oscillation circuit When using sub PLL VCC = 2.3 V to 3.6 V When using main oscillation circuit When using external clock When using sub oscillation circuit When using external clock Duty ratio is about 30% to 70%. When using external clock
Input clock pulse width
Input clock rise time and fall time
37
MB95110M Series
* Input wave form for using external clock (main clock)
tHCYL tWH1 tCR tCF 0.8 VCC 0.8 VCC 0.2 VCC 0.2 VCC 0.2 VCC tWL1
X0
* Figure of main clock input port external connection When using a crystal or ceramic oscillator
Microcontroller
X0 X1 FCH
When using external clock
Microcontroller
X0 X1
Open
FCH
* Input wave form for using external clock (sub clock)
tLCYL tWH2 tCR tCF 0.8 VCC 0.8 VCC 0.1 VCC 0.1 VCC 0.1 VCC tWL2
X0A
* Figure of sub clock input port external connection
When using a crystal or ceramic oscillator
Microcontroller
X0A X1A FCL
When using external clock
Microcontroller
X0A X1A
Open
FCL
38
MB95110M Series
(2) Source Clock/Machine Clock (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter Symbol Conditions Value Min 61.5 tSCLK 7.6 FSP FSPL 0.50 16.384 61.5 tMCLK 7.6 FMP FMPL 0.031 1.024 976.5 16.250 131.072 s 61.0 16.25 131.072 32000 s Typ Max 2000 Unit Remarks When using main clock Min : FCH = 8.125 MHz, PLL multiplied by 2 Max : FCH = 1 MHz, divided by 2 When using sub clock Min : FCL = 32 kHz, PLL multiplied by 4 Max : FCL = 32 kHz, divided by 2
Source clock cycle time*1 (Clock before setting division) Source clock frequency Machine clock cycle time*2 (Minimum instruction execution time) Machine clock frequency
ns
MHz When using main clock kHz When using sub clock ns When using main clock Min : FSP = 16.25 MHz, no division Max : FSP = 0.5 MHz, divided by 16 When using sub clock Min : FSPL = 131 kHz, no division Max : FSPL = 16 kHz, divided by 16
MHz When using main clock kHz When using sub clock
*1 : Clock before setting division due to machine clock division ratio selection bit (SYCC : DIV1 and DIV0) . This source clock is divided by the machine clock division ratio selection bit (SYCC : DIV1 and DIV0) , and it becomes the machine clock. Further, the source clock can be selected as follows. * Main clock divided by 2 * PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication) * Sub clock divided by 2 * PLL multiplication of sub clock (select from 2, 3, 4 multiplication) *2 : Operation clock of the microcontroller. Machine clock can be selected as follows. * Source clock (no division) * Source clock divided by 4 * Source clock divided by 8 * Source clock divided by 16 * Outline of clock generation block
FCH (main oscillation) Devided by 2
Main PLL x1 x2 x 2.5 x4 SCLK ( source clock ) FCL (sub oscillation) Devided by 2 Clock mode select bit ( SYCC : SCS1, SCS0 )
Division circuit x1 x 1/4 x 1/8 x 1/16
MCLK ( machine clock )
Sub PLL x2 x3 x4
39
MB95110M Series
* Operating voltage - Operating frequency (TA = - 40 C to + 85 C) * MB95117M/F114MS/F114NS/F114JS/F116MS/F116NS/F116JS/F118MS/F118NS/F118JS/F114MW/F114NW/ MB95F114JW/F116MW/F116NW/F116JW/F118MW/F118 NW/F118JW
Sub PLL operating guarantee range Sub clock mode, watch mode, operating guarantee range Main clock mode, main PLL mode, operating guarantee range
Operating voltage (V)
5.5
Operating voltage (V)
5.5
3.5
2.42 16.384 kHz 32 kHz 131.072 kHz
2.42 0.5 MHz 3 MHz 10 MHz 16.25 MHz
PLL operating guarantee range
PLL operating guarantee range Main clock operating guarantee range
Source clock frequency (FSPL)
Source clock frequency (FSP)
* Operating voltage - Operating frequency (TA = + 5 C to + 35 C) * MB95FV100D-103
Sub PLL, sub clock mode and watch mode operation guarantee range
5.5 5.5
Main clock mode and main PLL mode operation guarantee range
Operating voltage (V)
Operating voltage (V)
3.5 2.7
2.7
16.384 kHz
32 kHz
131.072 kHz
0.5MHz 3 MHz
10 MHz
16.25 MHz
PLL operation guarantee range
PLL operation guarantee range Main clock operation guarantee range
Source clock frequency (FSPL)
Source clock frequency (FSP)
40
MB95110M Series
* Main PLL operation frequency
[MHz] 16.25 16 15
x4
12
Source clock frequency (FSP)
x 2.5
10
x2
x1
7.5
6 5
3
0
3
4 4.062
5
6.4 6.5
8 8.125
10 [MHz]
Machine clock frequency (FMP)
41
MB95110M Series
(3) External Reset (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter Symbol Pin name Conditions Value Min 2 tMCLK*1 Oscillation time of oscillator*2 + 100 100 *1 : Refer to " (2) Source Clock/Machine Clock" for tMCLK. *2 : Oscillation start time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of s and several ms. In the external clock, the oscillation time is 0 ms. * At normal operating Max Unit ns s Remarks At normal operating At stop mode, sub clock mode, sub sleep mode, and watch mode At time-base timer mode
RST "L" level pulse width
tRSTL
RST
s
tRSTL
RST
0.2 VCC 0.2 VCC
* At stop mode, sub clock mode, sub sleep mode, and watch mode, and power-on
tRSTL 0.2 VCC 0.2 VCC
RST
90% of amplitude
X0
Internal operating clock
100 s
Oscillation time Oscillation stabilization wait time of oscillator Execute instruction Internal reset
42
MB95110M Series
(4) Power-on Reset (AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter Power supply rising time Power supply cutoff time Symbol tR tOFF VCC Pin name Conditions Value Min 1 Max 50 Unit ms ms Waiting time until power-on Remarks
tR 2.5 V
tOFF
VCC
0.2 V
0.2 V
0.2 V
Note : Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 30 mV/ms as shown below.
VCC
2.3 V
Limiting the slope of rising within 30 mV/ms is recommended. Hold condition in STOP mode
VSS
43
MB95110M Series
(5) Peripheral Input Timing (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter Peripheral input "H" pulse width Peripheral input "L" pulse width Symbol tILIH tIHIL Conditions Pin name Value Min 2 tMCLK* 2 tMCLK* Max Unit ns ns
INT00 to INT07, EC0, EC1, TRG0/ADTG
* : Refer to " (2) Source Clock/Machine Clock" for tMCLK.
tILIH
tIHIL
INT00 to INT07, EC0, EC1, TRG0/ADTG
0.8 VCC 0.8 VCC 0.2 VCC 0.2 VCC
44
MB95110M Series
(6) UART/SIO, Serial I/O Timing (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter Serial clock cycle time UCK UO time Valid UI UCK UCK valid UI hold time Serial clock "H" pulse width Serial clock "L" pulse width UCK UO time Valid UI UCK UCK valid UI hold time Symbol tSCYC tSLOV tIVSH tSHIX tSHSL tSLSH tSLOV tIVSH tSHIX Pin name UCK0 UCK0, UO0 UCK0, UI0 UCK0, UI0 UCK0 UCK0 UCK0, UO0 UCK0, UI0 UCK0, UI0 External clock operation Output pin: CL = 80 pF + 1TTL. Internal clock operation Output pin: CL = 80 pF + 1TTL. Conditions Value Min 4 tMCLK* - 190 2 tMCLK* 2 tMCLK* 4 tMCLK* 4 tMCLK* 2 tMCLK* 2 tMCLK* Max + 190 190 Unit ns ns ns ns ns ns ns ns ns
* : Refer to " (2) Source Clock/Machine Clock" for tMCLK.
* Internal shift clock mode
tSCYC
UCK0
2.4 V 0.8 V tSLOV 0.8 V
UO0
2.4 V 0.8 V tIVSH tSHIX
UI0
0.8 VCC 0.8 VCC 0.2 VCC 0.2 VCC
* External shift clock mode
tSLSH tSHSL 0.8 VCC 0.8 VCC 0.2 VCC 0.2 VCC tSLOV
UCK0
UO0
2.4 V 0.8 V tIVSH tSHIX 0.8 VCC 0.2 VCC
UI0
0.8 VCC 0.2 VCC
45
MB95110M Series
(7) LIN-UART Timing Sampling at the rising edge of sampling clock*1 and prohibited serial clock delay*2 (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 0) (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = -40 C to + 85 C) Parameter Serial clock cycle time SCK SOT delay time Valid SIN SCK SCK valid SIN hold time Serial clock "L" pulse width Serial clock "H" pulse width SCK SOT delay time Valid SIN SCK SCK valid SIN hold time SCK fall time SCK rise time SymPin name bol tSCYC tSLOVI tIVSHI tSHIXI tSLSH tSHSL tIVSHE tSHIXE tF tR SCK Conditions Value Min 5 tMCLK*3 Max + 95 2 tMCLK*3 + 95 10 10 Unit ns ns ns ns ns ns ns ns ns ns ns
Internal clock SCK, SOT -95 operation output pin : SCK, SIN CL = 80 pF + 1 TTL. tMCLK*3 + 190 SCK, SIN 0 SCK SCK SCK, SIN SCK, SIN SCK SCK External clock operation output pin : CL = 80 pF + 1 TTL. 3 tMCLK* - tR
3
tMCLK* + 95
3
tSLOVE SCK, SOT
190 tMCLK* + 95
3

*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock. *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock. *3 : Refer to " (2) Source Clock/Machine Clock" for tMCLK.
46
MB95110M Series
* Internal shift clock mode
tSCYC 2.4 V 0.8 V tSLOVI 2.4 V 0.8 V tIVSHI tSHIXI 0.8 V
SCK
SOT
SIN
0.8 VCC 0.8 VCC 0.2 VCC 0.2 VCC
* External shift clock mode
tSLSH tSHSL 0.8 VCC 0.2 VCC tF tSLOVE 2.4 V 0.8 V tIVSHE tSHIXE 0.2 VCC tR 0.8 VCC
SCK
0.8 VCC
SOT
SIN
0.8 VCC 0.8 VCC 0.2 VCC 0.2 VCC
47
MB95110M Series
Sampling at the falling edge of sampling clock*1 and prohibited serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 0) (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = -40 C to + 85 C) Parameter Serial clock cycle time SCK SOT delay time Valid SIN SCK SCK valid SIN hold time Serial clock "H" pulse width Serial clock "L" pulse width SCK SOT delay time Valid SIN SCK SCK valid SIN hold time SCK fall time SCK rise time Symbol tSCYC tSHOVI tIVSLI tSLIXI tSHSL tSLSH tSHOVE tIVSLE tSLIXE tF tR Pin name SCK Internal clock SCK, SOT operation output pin : SCK, SIN CL = 80 pF + 1 TTL. SCK, SIN SCK SCK SCK, SOT SCK, SIN SCK, SIN SCK SCK External clock operation output pin : CL = 80 pF + 1 TTL. Conditions Value Min 5 tMCLK*3 -95 tMCLK* + 190
3
Max + 95 2 tMCLK* + 95
3
Unit ns ns ns ns ns ns ns ns ns ns ns
0 3 tMCLK*3 - tR tMCLK* + 95
3
190 tMCLK*3 + 95
10 10
*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock. *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock. *3 : Refer to " (2) Source Clock/Machine Clock" for tMCLK.
48
MB95110M Series
* Internal shift clock mode
tSCYC
SCK
2.4 V 0.8 V tSHOVI 2.4 V 0.8 V tIVSLI tSLIXI
2.4 V
SOT
SIN
0.8 VCC 0.8 VCC 0.2 VCC 0.2 VCC
* External shift clock mode
tSHSL tSLSH 0.8 VCC 0.2 VCC tSHOVE 2.4 V 0.8 V tIVSLE tSLIXE tF 0.2 VCC
SCK
0.2 VCC tR
0.8 VCC
SOT
SIN
0.8 VCC 0.8 VCC 0.2 VCC 0.2 VCC
49
MB95110M Series
Sampling at the rising edge of sampling clock*1 and enabled serial clock delay*2 (ESCR register : SCES bit = 0, ECCR register : SCDE bit = 1) (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = -40 C to + 85 C) Parameter Serial clock cycle time SCK SOT delay time Valid SIN SCK SCK valid SIN hold time SOT SCK delay time Symbol tSCYC tSHOVI tIVSLI tSLIXI tSOVLI Pin name SCK SCK, SOT SCK, SIN SCK, SIN SCK, SOT Internal clock operation output pin : CL = 80 pF + 1 TTL. Conditions Value Min 5 tMCLK*3 -95 tMCLK* + 190
3
Max + 95 4 tMCLK*3
Unit ns ns ns ns ns
0
*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock. *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock. *3 : Refer to " (2) Source Clock/Machine Clock" for tMCLK.
tSCYC
SCK
0.8 V tSOVLI 2.4 V 0.8 V tIVSLI
2.4 V
tSHOVI
2.4 V 0.8 V tSLIXI 0.8 VCC 0.2 VCC
0.8 V
SOT
SIN
0.8 VCC 0.2 VCC
50
MB95110M Series
Sampling at the falling edge of sampling clock*1 and enabled serial clock delay*2 (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1) (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = -40 C to + 85 C) Parameter Serial clock cycle time SCK SOT delay time Valid SIN SCK SCK valid SIN hold time SOT SCK delay time Symbol tSCYC tSLOVI tIVSHI tSHIXI tSOVHI Pin name SCK SCK, SOT Internal clock SCK, SIN operating output pin : CL = 80 pF + 1 TTL. SCK, SIN Conditions Value Min 5 tMCLK*3 -95 tMCLK* + 190
3
Max + 95 4 tMCLK*3
Unit ns ns ns ns ns
0
SCK, SOT
*1 : Provide switch function whether sampling of reception data is performed at rising edge or falling edge of the serial clock. *2 : Serial clock delay function is used to delay half clock for the output signal of serial clock. *3 : Refer to " (2) Source Clock/Machine Clock" for tMCLK.
tSCYC
SCK
tSOVHI
2.4 V 0.8 V tSLOVI 2.4 V 0.8 V tIVSHI tSHIXI 0.8 VCC 0.2 VCC 2.4 V 0.8 V
2.4 V
SOT
SIN
0.8 VCC 0.2 VCC
51
MB95110M Series
(8) I2C Timing (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Value Parameter Symbol Pin name SCL0 SCL0 SDA0 SCL0 SCL0 SCL0 SDA0 SCL0 SDA0 SCL0 SDA0 SCL0 SDA0 SCL0 SDA0 R = 1.7 k, C = 50 pF*1 Conditions Standard mode Min SCL clock frequency (Repeat) Start condition hold time SDA SCL SCL clock "L" width SCL clock "H" width (Repeat) Start condition setup time SCL SDA Data hold time SCL SDA Data setup time SDA SCL Stop condition setup time SCL SDA Bus free time between stop condition and start condition fSCL tHD;STA tLOW tHIGH tSU;STA tHD;DAT tSU;DAT tSU;STO tBUF 0 4.0 4.7 4.0 4.7 0 0.25 4 4.7 Max 100 3.45*2 0 0.6 1.3 0.6 0.6 0 0.1 0.6 1.3 Fast mode Min Max 400 0.9*3 kHz s s s s s s s s Unit
*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines. *2 : The maximum tHD;DAT have only to be met if the device dose not stretch the "L" width (tLOW) of the SCL signal. *3 : A fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement tSU;DAT 250 ns must then be met.
tWAKEUP SDA0 tLOW SCL0 tHD;STA tSU;DAT tSU;STA tSU;STO tHD;DAT tHIGH tHD;STA tBUF
52
MB95110M Series
(Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = -40 C to + 85 C) Parameter
SCL clock "L" width SCL clock "H" width
Sym- Pin bol name
tLOW tHIGH SCL0 SCL0
Conditions
Value*2 Min
(2 + nm / 2) tMCLK - 20 (nm / 2) tMCLK - 20
Max
(nm / 2 ) tMCLK + 20
Unit
ns ns
Remarks
Master mode Master mode Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied. Master mode Master mode
Start condition hold time
tHD;STA
SCL0 SDA0
(-1 + nm / 2) tMCLK - 20
(-1 + nm) tMCLK + 20
ns
Stop condition setup time Start condition setup time Bus free time between stop condition and start condition Data hold time
tSU;STO tSU;STA
SCL0 SDA0 SCL0 SDA0 SCL0 SDA0 SCL0 SDA0
(1 + nm / 2) tMCLK - 20 (1 + nm / 2) tMCLK + 20 (1 + nm / 2) tMCLK - 20 (1 + nm / 2) tMCLK + 20
ns ns
tBUF
(2 nm + 4) tMCLK - 20
ns
tHD;DAT
3 tMCLK - 20
ns
Master mode Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied. Minimum value is applied to interrupt at 9th SCL. Maximum value is applied to interrupt at 8th SCL. At reception At reception Undetected when 1 tMCLK is used at reception Undetected when 1 tMCLK is used at reception Undetected when 1 tMCLK is used at reception At reception At slave transmission mode At slave transmission mode
Data setup time
tSU;DAT
SCL0 SDA0
(-2 + nm / 2) tMCLK - 20 (-1 + nm / 2) tMCLK + 20
ns
R = 1.7 k, C = 50 pF*1
Setup time between clearing interrupt and tSU;INT SCL0 SCL rising
(nm / 2) tMCLK - 20
(1 + nm / 2) tMCLK + 20
ns
SCL clock "L" width SCL clock "H" width Start condition detection Stop condition detection Restart condition detection condition Bus free time Data hold time Data setup time
tLOW tHIGH
SCL0 SCL0
4 tMCLK - 20 4 tMCLK - 20 2 tMCLK - 20 2 tMCLK - 20 2 tMCLK - 20 2 tMCLK - 20 2 tMCLK - 20 tLOW - 3 tMCLK - 20

ns ns ns ns ns ns ns ns
SCL0 tHD;STA SDA0 tSU;STO tSU;STA tBUF tHD;DAT tSU;DAT SCL0 SDA0 SCL0 SDA0 SCL0 SDA0 SCL0 SDA0 SCL0 SDA0
(Continued)
53
MB95110M Series
(Continued) Sym- Pin bol name tHD;DAT tSU;DAT SCL0 SDA0 SCL0 R = 1.7 k, SDA0 C = 50 pF*1 SCL0 SDA0 (Vcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = -40 C to + 85 C) Conditions Value*2 Min 0 tMCLK - 20 Oscillation stabilization wait time + 2 tMCLK - 20 Max Unit ns ns Remarks At reception At reception
Parameter Data hold time Data setup time SDA SCL (at wake-up function)
tWAKEUP
ns
*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines. *2 : * Refer to " (2) Source Clock/Machine Clock" for tMCLK. * m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR0) . * n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR0) . * Actual timing of I2C is determined by m and n values set by the machine clock (tMCLK) and CS4 to CS0 of ICCR0 register. * Standard-mode : m and n can be set at the range : 0.9 MHz < tMCLK (machine clock) < 10 MHz. Setting of m and n limits the machine clock that can be used below. (m, n) = (1, 8) : 0.9 MHz < tMCLK 1 MHz (m, n) = (1, 22) , (5, 4) , (6, 4) , (7, 4) , (8, 4) : 0.9 MHz < tMCLK 2 MHz (m, n) = (1, 38) , (5, 8) , (6, 8) , (7, 8) , (8, 8) : 0.9 MHz < tMCLK 4 MHz (m, n) = (1, 98) : 0.9 MHz < tMCLK 10 MHz * Fast-mode : m and n can be set at the range : 3.3 MHz < tMCLK (machine clock) < 10 MHz. Setting of m and n limits the machine clock that can be used below. (m, n) = (1, 8) : 3.3 MHz < tMCLK 4 MHz (m, n) = (1, 22) , (5, 4) : 3.3 MHz < tMCLK 8 MHz (m, n) = (6, 4) : 3.3 MHz < tMCLK 10 MHz
54
MB95110M Series
(9) Low Voltage Detection (AVss = Vss = 0.0 V, TA = -40 C to + 85 C) Parameter Release voltage Detection voltage Hysteresis width Power-supply start voltage Power-supply end voltage Power-supply voltage change time (at power supply rise) Sym- Condibol tions VDL+ VDLVHYS Voff Von Value Min 2.52 2.42 70 4.9 0.3 tr Power-supply voltage change time (at power supply fall) Reset release delay time Reset detection delay time Current consumption 300 tf td1 td2 ILVD 300 38 400 30 50 s s s A Current consumption for low voltage detection circuit only 3000 s s Typ 2.70 2.60 100 Max 2.88 2.78 2.3 Unit V V mV V V s Slope of power supply that reset release signal generates Slope of power supply that reset release signal generates within rating (VDL+) Slope of power supply that reset detection signal generates Slope of power supply that reset detection signal generates within rating (VDL-) Remarks At power-supply rise At power-supply fall
VCC Von
Voff
VCC
tf
tr
time
VDL+ VDL-
VHYS
Internal reset signal time
td2
td1
55
MB95110M Series
(10) Clock Supervisor Clock (Vcc = AVcc = 5.0 V 10%, AVss = Vss = 0.0 V, TA = -40 C to + 85 C) Parameter Oscillation frequency Oscillation start time Current consumption Symbol fOUT twk ICSV Conditions Value Min 50 Typ 100 20 Max 200 10 36 Unit kHz s s Current consumption of built-in CR oscillator, at oscillation of 100 kHz Remarks
56
MB95110M Series
5. A/D Converter
(1) A/D Converter Electrical Characteristics (AVcc = Vcc = 4.0 V to 5.5 V, AVss = Vss = 0.0 V, TA = - 40 C to + 85 C) Parameter Resolution Total error Linearity error Differential linear error Zero transition voltage Full-scale transition voltage Compare time VOT Symbol Conditions Value Min - 3.0 - 2.5 - 1.9 Typ Max 10 + 3.0 + 2.5 + 1.9 Unit bit LSB LSB LSB Remarks
AVss - 1.5 LSB AVss + 0.5 LSB AVss + 2.5 LSB
V
VFST
AVcc - 3.5 LSB AVcc - 1.5 LSB AVcc + 0.5 LSB
V s s s 4.5 V AVcc 5.5 V 4.0 V AVcc < 4.5 V 4.5 V AVcc 5.5 V, At external impedance < 5.4 k 4.0 V AVcc < 4.5 V, At external impedance < 2.4 k

0.9 1.8 0.6

16500 16500
Sampling time
1.2 600 + 0.3 AVcc AVcc 900 5 s A V V A A
Analog input current Analog input voltage Reference voltage Reference voltage supply current
IAIN VAIN IR IRH
-0.3 AVss AVss + 4.0
AVcc pin AVcc pin, During A/D operation AVcc pin, At stop mode
57
MB95110M Series
(2) Notes on Using A/D Converter * About the external impedance of analog input and its sampling time A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/ D conversion precision, Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 F to the analog input pin. * Analog input equivalent circuit
R
Analog input
C
Comparator
During sampling : ON 4.5 V AVcc 5.5 V 4.0 V AVcc < 4.5 V Note : The values are reference values. R 2.0 k (Max) 8.2 k (Max) C 16 pF (Max) 16 pF (Max)
* The relationship between external impedance and minimum sampling time (External impedance = 0 k to 100 k)
100 90 80 70 60 50 40 30 20 10 0 0 2 4
(External impedance = 0 k to 20 k)
20 18 16 14 12 10 8 6 4 2 0 0
External impedance [k]
External impedance [k]
AVCC 4.5 V
AVCC 4.5 V AVCC 4.0 V
AVCC 4.0 V
6
8
10
12
14
1
2
3
4
Minimum sampling time [s]
Minimum sampling time [s]
* About errors As |AVCC - AVSS| becomes smaller, values of relative errors grow larger.
58
MB95110M Series
(3) Definition of A/D Converter Terms * Resolution The level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into 210 = 1024. * Linearity error (unit : LSB) The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111" "11 1111 1110") compared with the actual conversion values obtained. * Differential linear error (Unit : LSB) Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value. * Total error (unit: LSB) Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.
Ideal I/O characteristics
VFST
Total error
3FFH 3FEH
3FFH 3FEH 1.5 LSB
Actual conversion characteristic {1 LSB x (N - 1) + 0.5 LSB}
Digital output
Digital output
3FDH
3FDH
004H 003H 002H 001H 0.5 LSB AVSS AVCC VOT 1 LSB
004H 003H 002H 001H AVSS AVCC VNT Actual conversion characteristic Ideal characteristics
Analog input 1 LSB = AVcc - AVss 1024 (V)
Analog input Total error of VNT - {1 LSB x (N - 1) + 0.5 LSB} = [LSB] digital output N 1 LSB
N : A/D converter digital output value VNT : A voltage at which digital output transits from (N - 1)H to NH. (Continued)
59
MB95110M Series
(Continued) Zero transition error
004H
Actual conversion characteristic
Full-scale transition error
Ideal characteristics
3FFH
Digital output
003H
Ideal characteristics
Digital output
Actual conversion characteristic
3FEH
VFST
002H
Actual conversion characteristic
3FDH
(measurement value)
001H
VOT (measurement value)
Actual conversion characteristic
3FCH
AVSS
AVCC
AVSS
AVCC
Analog input
Analog input
Linearity error
3FFH 3FEH 3FDH
Actual conversion characteristic
Differential linear error
Ideal characteristics
(N+1)H
Actual conversion characteristic VFST
(measurement value)
{1 LSB x N + VOT}
Digital output
Digital output
V (N+1)T
NH
VNT 004H 003H 002H 001H AVSS
Actual conversion characteristic Ideal characteristics
(N-1)H
VNT
Actual conversion characteristic
(N-2)H
VOT (measurement value)
AVCC
AVSS
Analog input
Analog input
AVCC
Linearity error in = VNT - {1 LSB x N + VOT} 1 LSB digital output N
Differential linear error = in digital output N
V (N + 1) T - VNT 1 LSB
-1
N : A/D converter digital output value VNT : A voltage at which digital output transits from (N - 1) Hto NH. VOT (Ideal value) = AVSS + 0.5 LSB [V] VFST (Ideal value) = AVCC - 1.5 LSB [V]
60
MB95110M Series
6. Flash Memory Program/Erase Characteristics
Parameter Sector erase time (4 Kbytes sector) Sector erase time (16 Kbytes sector) Byte programming time Program/erase cycle Power supply voltage at program/erase Flash memory data retention time Conditions Value Min 10000 4.5 20*3 Typ 0.2*1 0.5*1 32 Max 0.5*2 7.5*2 3600 5.5 Unit s s s cycle V year Average TA = +85 C Remarks Excludes 00H programming prior erasure. Excludes 00H programming prior erasure. Excludes system-level overhead.
*1 : TA = + 25 C, VCC = 5.0 V, 10000 cycles *2 : TA = + 85 C, VCC = 4.5 V, 10000 cycles *3 : This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 C) .
61
MB95110M Series
EXAMPLE CHARACTERISTICS
* Power supply current temperature
ICC - VCC TA = + 25 C, FMP = 2, 4, 8, 10, 16 MHz (divided by 2) Main clock mode, at external clock operating
20
ICC - TA VCC = 5.5 V, FMP = 10, 16 MHz (divided by 2) Main clock mode, at external clock operating
20
15
FMP = 16 MHz
ICC [mA]
15
FMP = 16 MHz
ICC [mA]
10
FMP = 10 MHz FMP = 8 MHz
10
FMP = 10 MHz
5
FMP = 4 MHz FMP = 2 MHz
5
0 2 3 4 5 6 7
0 -50 0 +50
TA [C]
+100
+150
VCC [V]
ICCS - VCC TA = + 25 C, FMP = 2, 4, 8, 10, 16 MHz (divided by 2) Main sleep mode, at external clock operating
20
ICCS - TA VCC = 5.5 V, FMP = 10, 16 MHz (divided by 2) Main sleep mode, at external clock operating
20
15
15
ICCS [mA]
ICCS [mA]
10
10
FMP = 16 MHz
FMP =16 MHz
5
5
FMP = 10 MHz
FMP =10 MHz FMP = 8 MHz FMP = 4 MHz FMP = 2 MHz
2 3 4 5 6 7
0
0 -50
0
+50
TA [C]
+100
+150
VCC [V]
ICCMPLL - VCC TA = + 25 C, FMP = 2, 4, 8, 10, 16 MHz (Main PLL multiplied by 2.5) Main PLL mode, at external clock operating
20
ICCMPLL - TA VCC = 5.5 V, FMP = 10, 16 MHz (Main PLL multiplied by 2.5) Main PLL mode, at external clock operating
20
15
15
FMP = 16 MHz
ICCMPLL [mA]
FMP = 16 MHz
ICCMPLL [mA]
10
10
FMP = 10 MHz FMP = 8 MHz
5
FMP = 10 MHz
5
FMP = 4 MHz FMP = 2 MHz
0
2
3
4
5
6
7
0 -50
0
+50
+100
+150
VCC [V]
TA [C]
(Continued) 62
MB95110M Series
ICCL - VCC TA = + 25 C, FMPL = 16 kHz (divided by 2) Sub clock mode, at external clock operating
100
ICCL - TA VCC = 5.5 V, FMPL = 16 kHz (divided by 2) Sub clock mode, at external clock operating
100
75 ICCL [A]
ICCL [A]
75
50
50
25
25
0 2 3 4 VCC [V] 5 6 7
0
-50
0
+50 TA [C]
+100
+150
ICCLS - VCC TA = + 25 C, FMPL = 16 kHz (divided by 2) Sub sleep mode, at external clock operating
100
ICCLS - TA VCC = 5.5 V, FMPL = 16 kHz (divided by 2) Sub sleep mode, at external clock operating
100
75 ICCLS [A]
ICCLS [A]
75
50
50
25
25
0 2 3 4 VCC [V] 5 6 7
0
-50
0
+50 TA [C]
+100
+150
ICCT - VCC TA = + 25 C, FMPL = 16 kHz (divided by 2) Clock mode, at external clock operating
100
ICCT - TA VCC = 5.5 V, FMPL = 16 kHz (divided by 2) Clock mode, at external clock operating
100
75 ICCT [A]
ICCT [A]
75
50
50
25
25
0 2 3 4 VCC [V] 5 6 7
0
-50
0
+50 TA [C]
+100
+150
(Continued) 63
MB95110M Series
ICCSPLL - VCC TA = + 25 C, FMPL = 128 kHz (Main PLL multiplied by 4) Sub PLL mode, at external clock operating
200 175 150 ICCSPLL [A] 125 100 75 50 25 0 2 3 4 VCC [V] 5 6 7
ICCSPLL [A]
ICCSPLL - TA VCC = 5.5 V, FMPL = 128 kHz (Main PLL multiplied by 4) Sub PLL mode, at external clock operating
200 175 150 125 100 75 50 25 0 -50
0
+50 TA [C]
+100
+150
ICTS - VCC TA = + 25 C, FMP = 2, 4, 8, 10, 16 MHz (divided by 2) Time-base timer mode, at external clock operating
2.0
ICTS - TA VCC = 5.5 V, FMP = 10, 16 MHz (divided by 2) Time-base timer mode, at external clock operating
2.0
1.5 ICTS [mA]
ICTS [mA]
1.5
1.0
FMP = 16 MHz FMP = 10 MHz FMP = 8 MHz FMP = 4 MHz FMP = 2 MHz
1.0
FMP = 16 MHz
FMP = 10 MHz 0.5
0.5
0.0 2 3 4 VCC [V] 5 6 7
0.0 -50
0
+50 TA [C]
+100
+150
ICCH - VCC TA = + 25 C, FMPL = (stop) Sub stop mode, at external clock stopping
20
ICCH - TA VCC = 5.5 V, FMPL = (stop) Sub stop mode, at external clock stopping
20
15 ICCH [A]
ICCH [A]
15
10
10
5
5
0 2 3 4 VCC [V] 5 6 7
0
-50
0
+50 TA [C]
+100
+150
(Continued) 64
MB95110M Series
(Continued)
IA - AVCC TA = + 25 C, FMP = 16 MHz (divided by 2) Main clock mode, at external clock operating
4
IA - TA VCC = 5.5 V, FMP = 16 MHz (divided by 2) Main clock mode, at external clock operating
4
3
3
IA [mA]
2
IA [mA]
2 3 4 AVCC [V] 5 6 7
2
1
1
0
0
-50
0
+50 TA [C]
+100
+150
65
MB95110M Series
* Input voltage
VIH1 - VCC and VIL - VCC TA = + 25 C
5 5
VIHS1 - VCC and VILS - VCC TA = + 25 C
4 VIHS1 / VILS [V] VIH1 VIH1 / VIL [V] 3 VIL 2
4 VIHS1 3 VILS
2
1
1
0 2 3 4 VCC [V] 5 6 7
0 2 3 4 VCC [V] 5 6 7
VIH2 - VCC and VIL - VCC TA = + 25 C
5 5
VIHS2 - VCC and VILS - VCC TA = + 25 C
4 VIH2 VIL 2 VIHS2 / VILS [V]
4 VIHS2
VIH2 / VIL [V]
3
3 VILS
2
1
1
0 2 3 4 VCC [V] 5 6 7
0 2 3 4 VCC [V] 5 6 7
VIHA - VCC and VILA - VCC TA = + 25 C
5 VIHA 4 VILA 3 VIHM / VILM [V] VIHA / VILA [V] 3 4 5
VIHM - VCC and VILM - VCC TA = + 25 C
VIHM 2 VILM
2
1
1
0 2 3 4 VCC [V] 5 6 7
0 2 3 4 VCC [V] 5 6 7
66
MB95110M Series
* Output voltage
(VCC - VOH1) - IOH TA = + 25 C
2.5 V 2.7 V 4.0 V 3.3 V 3.5 V 3V
1.0 0.8
(VCC - VOH2) - IOH TA = + 25 C
2.45 V 2.5 V 2.7 V 3V
-13 1.0 0.8 VCC = 3.3 V VCC = 3.5 V VCC = 4.0 V VCC = 4.5 V VCC = 5.0 V VCC = 5.5 V
VCC = 4.5 V VCC = 5.0 V VCC = 5.5 V
VCC - VOH1 [V]
0.6 0.4 0.2 0.0 0 -2 -4 -6 IOH [mA] -8 -10
VCC - VOH2 [V]
VCC = 2.45 V
0.6 0.4 0.2 0.0 -1 -3 -5 -7 -9 IOH [mA] -11
-15
VOL1 - IOL TA = + 25 C
VCC = 3.0 V 1.0 VCC = 3.3 V 0.8 VCC = 2.5 V
VOL1 [V]
VOL2 - IOL TA = + 25 C
1.0 0.8
VCC = 3.5 V
VOL2 [V]
VCC = 2.7 V VCC = 4.0 V VCC = 4.5 V VCC = 5.0 V VCC = 5.5 V
VCC = 2.5 V VCC = 2.45 V
0.6 VCC = 2.45 V 0.4 0.2 0.0 0 2 4 IOL [mA] 6 8
0.6 0.4 0.2 0.0 0.0
VCC = 2.7 V VCC = 3.0 V VCC = 3.3 V VCC = 3.5 V VCC = 4.0 V VCC = 4.5 V VCC = 5.0 V VCC = 5.5 V
10
2.0
4.0
6.0 8.0 10.0 12.0 14.0 IOL [mA]
* Pull-up
RPULL - VCC TA = + 25 C
250
200
RPULL [k]
150
100
50
0 2 3 4 VCC [V] 5 6
67
MB95110M Series
MASK OPTION
MB95F114MS/F114NS MB95F114MW/F114NW MB95F114JW MB95F114JS MB95F116MS/F116NS MB95F116MW/F116NW MB95117M MB95F116JW MB95F116JS MB95F118MS/F118NS MB95F118MW/F118NW MB95F118JW MB95F118JS Specify when ordering MASK Specify when ordering MASK Setting disabled Setting disabled
Part number No. Specifying procedure Clock mode select * Single-system clock mode * Dual-system clock mode Low voltage detection reset* * With low voltage detection reset * Without low voltage detection reset Clock supervisor* * With clock supervisor * Without clock supervisor Reset output* * With reset output * Without reset output
MB95FV100D-103
Setting disabled
1
Single-system clock mode
Dual-system clock mode
Changing by the switch on MCU board
2
Specify when ordering MASK
Specified by part number
Specified by part number
Changing by the switch on MCU board
3
Specify when ordering MASK
Specified by part number
Specified by part number
Changing by the switch on MCU board
4
Specify when ordering MASK
Specified by part number
Specified by part number
MCU board switch set as following ; * With supervisor : Without reset output * Without supervisor : With reset output Fixed to oscillation stabilization wait time of (214-2) /FCH
5
Oscillation stabilization wait time
Fixed to oscillation Fixed to oscillation stabilization stabilization wait time of wait time of (214-2) /FCH 14-2) /FCH (2
Fixed to oscillation stabilization wait time of (214-2) /FCH
* : Refer to table below about clock mode select, low voltage detection reset, clock supervisor select and reset output.
68
MB95110M Series
Part number
Clock mode select Single-system
Low voltage detection reset No Yes No Yes No Yes Yes No
Clock supervisor No No No No No No Yes No No Yes No No Yes No No Yes No No Yes No No Yes No No Yes No No Yes
Reset output Yes Yes Yes Yes Yes Yes No Yes Yes No Yes Yes No Yes Yes No Yes Yes No Yes Yes No Yes Yes No Yes Yes No
MB95117M Dual-system MB95F114MS MB95F114NS MB95F114JS MB95F116MS MB95F116NS MB95F116JS MB95F118MS MB95F118NS MB95F118JS MB95F114MW MB95F114NW MB95F114JW MB95F116MW MB95F116NW MB95F116JW MB95F118MW MB95F118NW MB95F118JW Single-system MB95FV100D-103 Dual-system Dual-system Single-system
Yes Yes No Yes Yes No Yes Yes No Yes Yes No Yes Yes No Yes Yes No Yes Yes
69
MB95110M Series
ORDERING INFORMATION
Part number MB95117MPMC MB95F114MSPMC MB95F114NSPMC MB95F114JSPMC MB95F116MSPMC MB95F116NSPMC MB95F116JSPMC MB95F118MSPMC MB95F118NSPMC MB95F118JSPMC MB95F114MWPMC MB95F114NWPMC MB95F114JWPMC MB95F116MWPMC MB95F116NWPMC MB95F116JWPMC MB95F118MWPMC MB95F118NWPMC MB95F118JWPMC MB2146-303A (MB95FV100D-103PBT) Package
52-pin plastic LQFP (FPT-52P-M01)
(
MCU board 224-pin plastic PFBGA (BGA-224P-M08)
)
70
MB95110M Series
PACKAGE DIMENSION
52-pin plastic LQFP Lead pitch Package width x package length Lead shape Sealing method Mounting height Code (Reference) 0.65 mm 10.0 x 10.0 mm Gullwing Plastic mold 1.70 mm Max P-LQFP52-10x10-0.65
(FPT-52P-M01)
52-pin plastic LQFP (FPT-52P-M01)
Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder.
12.000.20(.472.008)SQ
* 10.000.10(.394.004)SQ
39 27
0.1450.055 (.006.002)
40
26
Details of "A" part 0.10(.004) 1.50 -0.10 .059
+0.20 +.008 -.004
(Mounting height)
INDEX 0~8
52 14
0.100.10 (.004.004) (Stand off)
"A" 0.500.20 (.020.008) 0.600.15 (.024.006) 0.25(.010)
LEAD No.
1
13
0.65(.026)
0.30 .012
+0.065 -0.035 +.0027 -.0014
0.13(.005)
M
C
2005 FUJITSU LIMITED F52001S-c-1-1
Dimensions in mm (inches). Note: The values in parentheses are reference values
Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/
71
MB95110M Series
MAIN CHANGES IN THIS EDITION
Page 2 4 6 7 Section Change Results No third edition in the DS07-12611-4E.
FEATURES Added the description Dual operation Flash memory. PRODUCT LINEUP Changed the contents of Option. PACKAGES AND CORRESPONDING Changed FPT-52P-M01 of MB95117M as follows;
PRODUCTS * (Under development) (Available).
DIFFERENCES AMONG PRODUCTS
AND NOTES ON SELECTING PRODUCTS * Difference between RST and MOD Pins
Deleted as follows; "The input type of RST and MOD pins is CMOS inputs on the Flash memory product. The RST and MOD pins are hysteresis inputs on the MASK ROM product." Changed as follows in the remarks of "Type B". Hysteresis input only for MASK ROM product Hysteresis input Changed as follows for R/W of Reset source register R R/W Added "Main PLL multiplied by 4" in the Clock frequency
11
I/O CIRCUIT TYPE I/O MAP ELECTRICAL CHARACTERISTICS 4. AC Characteristics (1) Clock Timing
(2) Source Clock/Machine Clock
24 37
39
* Changed in the remarks of source clock cycle time (when using main clock) Min : FCH = 16.25 MHz, PLL multiplied by 1 Min : FCH = 8.125 MHz, PLL multiplied by 2 * Changed the footnote of *1; PLL multiplication of main clock (select from 1, 2, 2.5 multiplication) PLL multiplication of main clock (select from 1, 2, 2.5,4 multiplication) * Added " x 4" in the Main PLL of "* Outline of clock generation block" Changed the figure of * Main PLL operation frequency Added the EXAMPLE CHARACTERISTICS
41 62 to 67
EXAMPLE CHARACTERISTICS
The vertical lines marked in the left side of the page show the changes.
72
MB95110M Series
MEMO
73
MB95110M Series
MEMO
74
MB95110M Series
MEMO
75
FUJITSU MICROELECTRONICS LIMITED
Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/ For further information please contact: North and South America FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/ Europe FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/ Korea FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/ Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore 556741 Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/ FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/ FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw
All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.
Edited Strategic Business Development Dept.

▲Up To Search▲

Price & Availability of MB95F114MWPMC

	To Download MB95F114MWPMC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .